Herramientas de usuario

Herramientas del sitio


en:hardware:perifericos:parallel_printer_port

Diferencias

Muestra las diferencias entre dos versiones de la página.

Enlace a la vista de comparación

Ambos lados, revisión anteriorRevisión previa
en:hardware:perifericos:parallel_printer_port [2026/05/25 16:25] jesusen:hardware:perifericos:parallel_printer_port [2026/05/25 16:27] (actual) jesus
Línea 38: Línea 38:
   .close-overlay { display: inline-block; min-width: 100%; min-height: 100%; padding: 40px; box-sizing: border-box; text-decoration: none !important; cursor: zoom-out; vertical-align: middle; }   .close-overlay { display: inline-block; min-width: 100%; min-height: 100%; padding: 40px; box-sizing: border-box; text-decoration: none !important; cursor: zoom-out; vertical-align: middle; }
   .modal-content { border: 4px solid #00ff00; box-shadow: 0 0 50px rgba(0, 255, 0, 0.5); margin: 5vh auto; display: inline-block; max-width: none !important; max-height: none !important; height: auto !important; }   .modal-content { border: 4px solid #00ff00; box-shadow: 0 0 50px rgba(0, 255, 0, 0.5); margin: 5vh auto; display: inline-block; max-width: none !important; max-height: none !important; height: auto !important; }
- 
-  /* Technical tables */ 
-  .tech-table { width: 100%; border-collapse: collapse; margin: 15px 0; background: rgba(0, 20, 0, 0.4); z-index: 3; position: relative; } 
-  .tech-table th, .tech-table td { border: 1px solid #004400; padding: 8px; text-align: left; font-family: 'Courier New', Courier, monospace; font-size: 0.9em; color: #00ff00; } 
-  .tech-table th { background: rgba(0, 60, 0, 0.6); color: #00ff00; font-weight: bold; text-transform: uppercase; } 
 </style> </style>
  
Línea 55: Línea 50:
      
   <div class="content-body">   <div class="content-body">
-    <p>Puerto paralelo para impresoras de la casa </html>[[en:companias:Cirtech|Cirtech]]<html>.</p>+    <p>Parallel printer port manufactured by </html>[[en:companias:Cirtech|Cirtech]]<html>.</p>
   </div>   </div>
  
Línea 66: Línea 61:
         <div class="img-frame"><a href="#cppf"><img src="/lib/exe/fetch.php?media=hardware:perifericos:CirtechParallelPort_Front.jpg"></a><span class="img-label">Front View</span></div>         <div class="img-frame"><a href="#cppf"><img src="/lib/exe/fetch.php?media=hardware:perifericos:CirtechParallelPort_Front.jpg"></a><span class="img-label">Front View</span></div>
         <div class="img-frame"><a href="#cppb"><img src="/lib/exe/fetch.php?media=hardware:perifericos:CirtechParallelPort_Back.jpg"></a><span class="img-label">Rear View</span></div>         <div class="img-frame"><a href="#cppb"><img src="/lib/exe/fetch.php?media=hardware:perifericos:CirtechParallelPort_Back.jpg"></a><span class="img-label">Rear View</span></div>
-        <div class="img-frame"><a href="#cpppt"><img src="/lib/exe/fetch.php?media=hardware:perifericos:CirtechParallelPort_PCB_Top.jpg"></a><span class="img-label">PCB Component Top</span></div>+        <div class="img-frame"><a href="#cpppt"><img src="/lib/exe/fetch.php?media=hardware:perifericos:CirtechParallelPort_PCB_Top.jpg"></a><span class="img-label">PCB Component Top</span></div>
         <div class="img-frame"><a href="#cpppb"><img src="/lib/exe/fetch.php?media=hardware:perifericos:CirtechParallelPort_PCB_Bottom.jpg"></a><span class="img-label">PCB Solder Bottom</span></div>         <div class="img-frame"><a href="#cpppb"><img src="/lib/exe/fetch.php?media=hardware:perifericos:CirtechParallelPort_PCB_Bottom.jpg"></a><span class="img-label">PCB Solder Bottom</span></div>
       </div>       </div>
Línea 77: Línea 72:
     <ul>     <ul>
       <li><strong>The Data Latch Register (74LS273 / 74LS374):</strong> The core central integrated circuit is responsible for synchronously capturing the 8 data bits coming from the PCW bus (<code>D0</code> to <code>D7</code>) at the exact instant the processor executes a write command, keeping them electrically stable on the physical lines of the external Centronics connector for as long as required by the printing peripheral's buffer.</li>       <li><strong>The Data Latch Register (74LS273 / 74LS374):</strong> The core central integrated circuit is responsible for synchronously capturing the 8 data bits coming from the PCW bus (<code>D0</code> to <code>D7</code>) at the exact instant the processor executes a write command, keeping them electrically stable on the physical lines of the external Centronics connector for as long as required by the printing peripheral's buffer.</li>
-      <li><strong>TTL Line Buffers against Back-Currents:</strong> Legacy professional printers generated heavy electromagnetic noise and overvoltage spikes when switching their internal mechanical pin and coil motors. Cirtech shielded the PCW motherboard by forcing all physical lines of critical control synchronism (such as <code>BUSY</code>, <code>/ACK</code>, <code>PE</code>, <code>SLCT</code>, and the active-low print trigger signal <code>/STROBE</code>) to cross through inverting TTL conmutator buffers (chips like the <strong>74LS14</strong> or <strong>74LS244</strong>). This electrical barrier ensured that in the event of any short circuit in the cable or printer, only the cheap, discrete integrated circuits of the Cirtech interface would be destroyed, completely safeguarding the integrity of the motherboard and the internal Z80 CPU of the computer.</li>+      <li><strong>TTL Line Buffers against Back-Currents:</strong> Legacy professional printers generated heavy electromagnetic noise and overvoltage spikes when switching their internal mechanical pin and coil motors. Cirtech shielded the PCW motherboard by forcing all physical lines of critical control synchronism (such as <code>BUSY</code>, <code>/ACK</code>, <code>PE</code>, <code>SLCT</code>, and the active-low print trigger signal <code>/STROBE</code>) to cross through inverting TTL commutator buffers (chips like the <strong>74LS14</strong> or <strong>74LS244</strong>). This electrical barrier ensured that in the event of any short circuit in the cable or printer, only the cheap, discrete integrated circuits of the Cirtech interface would be destroyed, completely safeguarding the integrity of the motherboard and the internal Z80 CPU of the computer.</li>
       <li><strong>Pass-Through Mechanism and 36-pin Amphenol Connector:</strong> The internal adapter plugs directly into the PCW's 50-pin lateral expansion bus. Cirtech's PCB features double-sided pass-through copper traces on its rear edge, ensuring that professional users could chain additional critical expansions simultaneously (such as RAM expansion cards from the same brand or <em>DataDrive</em> 3.5-inch floppy disk controllers). The external output was terminated using a heavy-duty female **36-pin Amphenol Centronics connector** identical to standard professional PC printer cables.</li>       <li><strong>Pass-Through Mechanism and 36-pin Amphenol Connector:</strong> The internal adapter plugs directly into the PCW's 50-pin lateral expansion bus. Cirtech's PCB features double-sided pass-through copper traces on its rear edge, ensuring that professional users could chain additional critical expansions simultaneously (such as RAM expansion cards from the same brand or <em>DataDrive</em> 3.5-inch floppy disk controllers). The external output was terminated using a heavy-duty female **36-pin Amphenol Centronics connector** identical to standard professional PC printer cables.</li>
     </ul>     </ul>
en/hardware/perifericos/parallel_printer_port.1779726348.txt.gz · Última modificación: por jesus